

(19)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: 10243394 A

(43) Date of publication of application: 11.09.98

(51) Int. Cl H04N 7/24
 G06T 1/20
 G06T 9/00
 G11B 20/10

(21) Application number: 09054176
(22) Date of filing: 21.02.97

(71) Applicant: NEC CORP
(72) Inventor: TANAKA YUKIHIRO


(54) MPEG DATA PROCESSING CIRCUIT

(57) Abstract:

PROBLEM TO BE SOLVED: To provide a moving picture expert group(MPEG) data processing circuit with which a system also corresponding to an MPEG2 program stream(PS) can be easily constructed without changing the basic circuit configuration of an MPEG data processing circuit prepared for processing an MPEG2 transport stream(TS).

SOLUTION: The MPEG2-TS is fetched from a host bus by a host bus control part 1, stored through a selector 7 into a first-in/first-out FIFO 8 and converted later to video and audio signals by a TS separating part 9 and an A/V decoder 10. In the case of MPEG2-PS, it is fetched from the host bus, afterwards, a packetized elementary stream(PES) and a system clock reference(SCR) are separated by a PS separating part 2, the separated PES and a program clock reference(PCR) generated by a PCR generating part 5 are reprogrammed into MPEG2-TS by a TS programming part 3, stored in the FIFO 8 and converted to video and audio signals by the TS separating part 9 and the A/V decoder 10.

COPYRIGHT: (C)1998,JPO



AB - JP10243394 A

The processor consists of a PS separation unit (2) to separate PES (Packetized Elementary Stream) and system clock reference from MPEG2 program stream. A PES buffer (4) holds the separated PES. A PCR generator (5) counts and generates PCR based on the amount of data and the rate of forwarding data. A TS organisation unit (3) reads the PES and the PCR, to generate MPEG2 transport stream.

ADVANTAGE - Generates value of PCR correctly. Assembles MPEG decoder corresponding to MPEG2 transport stream and MPEG2 program stream, easily. (Dwg.1/8)

